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ABSTRACT
The development of an interactive computer-aided circuit analysis
program is presented.

A graphics terminal is used as an I/O device

while an sec 650 mini-computer is used as peripheral processor.

The

central processor is an IBM 360/50.
Formulation, capabilities and use of the system are discussed in
detail.

Close attention is given to user control, making the system

both useful and versatile.

Both hard and soft copies of all plots and

tabular data are available.

Provisions are made for error corrections

and changes at each step of the input.

Parameter values can be altered

before and after each analysis*
Additionally, several existing interactive man-machine circuit
analysis systems are described.
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I.

INTRODUCTION

The need for an on-line interactive man-machine circuit analysis
program has long existed at the University of Missouri-Rolla.

All ex-

isting circuit analysis programs run in a batch mode environment.

The

time between formulation of the problem and observation of the results
is often several days.

This long delay causes one to lose sight of his

original objective and thus hinders the learning and/or design process.

An effective solution is the use of an on-line analysis program which
would allow one to observe the results seconds after entering the problem.
As a means towards this end, a project was initiated to develop a
system which would allow the analysis of a circuit from a remote, online terminal given the circuit schematic and element values.
tern is composed of four parts.

The sys-

The first part, completed under another

project, consists of a program called CIRCUITS which allows the drawing
of a schematic diagram of an electronic circuit on the screen of the
graphics terminal.
of

a

mini-computer.

CIRCUITS stores the network topology in the memory

CTD, the second part, retrieves the network topol-

ogy from memory and transmits it over a telephone line to the third
part of the system, GICNA.

CTD then proceeds to a wait state where it

handles all the I/0 communications for the graphics terminal.

GICNA

formats the topology information, requests the element values from the
user through the graphics terminal and then calls for the analysis program, LCAP ..

LCAP, a modified version of ECAP,

24

performs the analysis

of the circuit and returns a plot to the graphics terminal.

GICNA pro-

vides the tabular output, selected node voltage and branch currents,
upon request.

If a change is desired in the circuit, GICNA makes the

2

change

~nd

reca11s LCAP.

This system permits a fast and efficient analysis of all types of
OC, AC, and TRansient circuits.

A plot output, soft or hard copy,. can

be obtained with an AC or TR Rna1ysis..

Tabular data output cart be ob-

tained with all three types ..
The system converts batch processing to a display-type conversa.tiona1 operation a] 1owing fast turn-arourtd time and thus enhances analysis and design of electronic circuits.
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II.

ON-LINE COMPUTER AIDED DESIGN

When designing and analyzing an electronic circuit it is often difficult to implement a circuit with hardware components for an experimental evaluation of a design. 1

The components are usually expensive and

require a considerable amount of time to assemble.

Improper connection

can damage components and delay further experimentation.

Even when a

working hardware model is complete, the response may not be what was expected or desired.

The result is considerable expense and delay.

One approach to the problem is to formulate a numerical model for
experimentation.

This eliminates the costly components yet requires

considerable time to perform all of the

model~

numerical computation.

Computer-Aided Design (CAD) proved to be an efficient approach.
CAD enabled a design to be evaluated numerically, thus reducing total
design/evaluation time.

This evaluation ran in a batch mode environ-

ment and provided computational speed, rigor in numerical analysis, the
ability to perform repetitive operations and a methodical way of presenting the results. 2

However the complimentary characteristics were still

processed by the designer.

Invention, selection of potential schemes,

adaptation to new problems and experience are the characteristics of the
designer.

CAD is a utilization of computer characteristics to implement

those of the designer.

The computer should be readily available to pro-

vide a rapid analysis of the designer concepts; however, the batch mode
does not provide this type of response.
To provide this response an interactive designer-computer system
was designed.

An on-line circuit design and analysis system which uti-

lizes a graphics terminal for output and graphic's tool and keyboard for
input were developed.3'

4

In the next sections representative on-line

4

graphic systems are discussed.
for input of the circuit.
for the circuit input.

The first, OCLA, uses a graphic's tool

The second, COIF, uses a word description

PIXIE, the third, uses an up-down corepiler tech-

nique.
Interactive CAD has, of course, proved to be an asset to education.5•6

It provides the student with immediate answers to design and

analysis problems, thus enhancing and promoting the learning process .
For more information on CAD and interactive CAD in design and education
consult:

Proceedings of the Purdue 1971 Symposium on Applications of

Computers to Electr:i.cal Engineering Education.
A8

MIT's On-Line Circuit Analysis (OLCA)
The operating system for On-Line Circuit Analysis (OLCA) 7 is sum-

marized in Figure 1.

The GRAPHIC 1 console system contains a cathode

ray tube, light pen, teletypewriter and a PDP 5 mini-computer with a
local core memory.

The mini-computer permits the GRAPHIC 1 system to

operate on a stand alone basis or in conjunction with a central facility
via a data link.

The central computing facility is an IBM 7094 machine

with various I/0 equipment.
OLCA is basically a group of programs dividable into three parts:
display-controlling, main handling, and analyzing.

Part A. display con-

trolling, is written in the GRIN 1 language and is executed on the PDP

5 satellite processor.

Part B, main handling, and Part C, analyzing,

are written in GRIN 1 and Fortran respectively.
central processor.

They are used on the

Figure 2 displays the flow of information for the

OLCA system.
An analysis session begins by loading Part A.

Across the top of

5
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FIGURE 1
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the CRT control words such as SERIES, DRAW. DONE:, DELETE, VALUE, F'REQUENCY, etc .. , then appeare

Displayed across the screen bottom is a

library of circuit components symbols..
contains the circuit being

developed~

The middle portion of the screen
The operator may point his light

pen at a· symbol or word and thus specify what action he wishes the computer to perform.

When a. syrnbol is indicated, the display is then

changed to various questions whtch quiz the operator concerning the proper connection..

If the symbol for a resistor ts selected, the operator

is quizzed as to which node it is connected to and the orientation desired.
played'"

The resistor is then inserted and the complete circuit is disWhen a word is indicated, the display shifts to service and

questions the request.,

When the correct control word, VALUE, is speci-

fied, the keyboard can be used to input parameter values..

All opera-

tions are checked continuously and the operator is informed when he
makes an error ..
When the circuit specification is complete, the word OONE is selected.

The operator is then confronted with nine control commands

including:

analyze circuit and store results, analyze circuit and print

results, analyze circuit and plot results, produce hardcopy, return to
mai.n display. etc.

At this point Part A conveys the circuit data and

the indicated function to ti1emain control program.

Part B receives

and formats the data for the circuit analysis program.

Part B then pro-

ceeds to execute the indicated control word.
Analysis is accomplished by the use of the frequency analysis program HYBRID.

HYBRID uses matrix techniques to perform the

analysis~

After analysis, Part B transmits the result to the Graphic 1 terminal
or produces the hard copy.

8

The above sequence of events is repeated until the desired results
are obtained.

By directing the operator to perform all actions, the

system relieves him of having to memorize lengthy and rigid data formats.
The operator can proceed through the analysis and design without interruptions.
B.

Circuit Oriented Interactive Fortran (COIF)
The Politecnice di Milano, Milano, Italy has developed an on-line

CAD system for design and analysis.
a UNIVAC 1108 central processor.

2

The system's hardware consists of

The satellite processor is a PDP-8

which is connected to a DEC 338 graphics display terminal.
The system software consists of a monitor, a monitor language and
a circuit oriented graphic language.

The monitor,

INGR~~

GRAphics Monitor) contains all the program interpreters.

(INteractive
IMOL (Inter-

active MOnitor Language) performs the overall control functions of the
software systems.

COIF (Circuit Oriented Interactive Fortran) describes,

generates, and manipulates the circuit parameters.
The COIF language is an extension of Fortran.

Circuit oriented

functions were added to the list of Fortran primitives to provide for
circuit graphic variables (CGV's).
mitives is given in Table 1.

The

A partial listing of these new priprL~itives

appear on the right hand

side of an equal sign, while the CGV's appear on the left hand side
(e.g. Nl=NODE(30,40)).

The CGV, Nl, is assigned a string of commands

which activates the structure-handling and display routines.

The CGV's

must be declared at the beginning of the program by the specification
primitive, CIRCUIT.

Elements can be changed or deleted by use of the

appropriate specifications primitive.

The element values are specified

9

TABLE I
COIF CIRCUIT PRIMITIVES
PRIHITIVE
NODE(X,Y)

Generates commands for creatin~
a node with x,y coordinates.

INODE(X,Y)

Generates commands for creating
an interna1 node wjth x,y coordinates ..

GROUND(N)

Generates commands for creating
a ground symbol at node N.

RESIS(N1,N2,B)

Generates commands for crea ti_ng
a resistor between nodes N1 and
N2 on branch B ..

CAPAC(N1,N2,B)

Same as RES IS for a ca.paci tor.

INDUC(N1,N2,B)

Same as RESIS for an indicator.

INGEN(T,NS,NA.B)

Generates commands for creating
an independent current (if T~A)
or voltage (if T=V) generator
between nodes NS and NA (oriented
from NS to NA) on branch B.

TRASIS(T,NE,NB,BI,NC,BO)

Generates orders for creating a
common-emitter transistor of
type T. Node NE is connected
to the emitter, node NB to the
base and node NC to the col] ector.
The base-emitter branch is on
branch BI. the collectoremitter branch on branch BO.

CIRCUIT(a, ••.•• z)

Declares the variables a, •••• ,z
as CGV's ..

CLEAR

Erases the data structor and the
display schematic.

DELETE(a.i)

Deletes the instance i of CGV a ..

ERASE( a)

Deletes all the instances of the
CGV a.

10
by the use of the COIF command
INPVAL(a) list
where "a" is the statement number of a Fortran statement and list is the
names of the CGV's.

Output is specified by the output primitives given

in Table II.
A set of COIF commands and resulting circuit are in Figure 3.
output will be the current through Rl.
node.

The

N4 is specified as an internal

It is the node between the source and element in the network

branch.

The network branch is given in Figure 4.

COIF proved to be advantageous because:

a designer familiar with

Fortran did not need to learn a new language; the designer did not need
to input a long list of Fortran call statements; Fortran computation
statements could be mixed in with the COIF graphic statements.

C.

PIXIE
PIXIE is the name given to the Cambridge Multiple Access Graphics

System.

PIXIE utilizes a TITAN machine as its central processor.

satellite processor is a PDP 7/340.
input and format the circuit.
analysis, storage or hardcopy.

The

The satellite processor is used to

It contacts the main processor only for
The satellite processor can also enter

a remote batch analysis job.
PIXIE uses a lightpen to indicate command and control lightbuttons.
A lightbutton is a word or character on the screen which activates a set
of operations when indicated by the light pen.
change the mode of the system.

The modes of the system are drawing,

erasing, compiling, analyzing, etc.
draw the schematic.

Command lightbuttons

Control lightbuttons are used to

They indicate element types and orientation.

11

TABLE II

COIF OUTPUT PRIMITIVES
PRINITIVE

PURPOSE

VOL1G(Nl,N2)

Generates commt1nds to bnild the
portion of the cutpu+ m·tn "YTh.;~h
selects the voltave h8tween
~nd

norJes N1

N2.

CURNT(B)

Generates comMands tn build the
portion of the output M.?,p which
selects the ~urrent in br~nch B.

OUTPUT(a.b •••. ,z)

Dec]~ res

the va-riables .'.l"b ••.. ,z

as output

va~jables~

12

CIRCUIT Nl,N2,N3,N4,Rl,Cl,R2.Vl,OUT1
Nl=NODE(l00,200)
N2=NODE(200,200)
N3=NODE(200,300)
N4=INODE(100,300)
Rl=RESIS(Nl,N2,1)
Cl-CAPAC(N2,N3,2)
R2=:RESIS(Nl,N3,3)
Vl=INGEN(V,N4,Nl,3)
INPVAL(lOO) Rl,Cl.R2,Vl
OUTl=CURNT(l)
OUTPUT OU'rl
100 FORMAT(El2.6)
(a)

Vl
(100,300)

(100,200)
Nl

I-----.N4

B3
Bl

R2

Rl

B2

(b)

FIGURE 3
COIF Circuit Specification
(a) COIF Commands (b) COIF Circuit
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Dependent
Current
Generator
R Lor C

R Lor C

Independent
Current
Generator
Independent
Voltage
Generator

Dependent
Voltage
Generator

Z Branch

Y Branch
FIGURE 4

Form of COIF Network Branch
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A feature of the PIXIE system is its up-down comp1.1Ars. (F-jr;urn 5).

The user draws a circuit by enteriY'lg tht=J drawinf mode, indica ti nv
starting point and tracinp: out the circu:it..

th~

As the user traces out thA

circuit, the graphical routines construct a temporary display file.
file contains all the graphical and circuit information..

The

When the user

points to the control lightbutton F, the up-compiler is entered.

The

temporary display file is tra.nsla. te<i into structured form b.Y the upcompiler.

The structured form contains the nodes, branches,

line segments and other graphical

inform~t.ion..

The node and

lent~ths

completion of this structure,. the down-compiler is entered.
erates the permanent rl.isplay file..

in-

b~anch

formation is stored in a form acceptable to tho analysis provram.

of

Upon

This ;:"en-

The temporary display is cleared

and control is returned to the user.
The information in the temporary file can eas1ly be chanP'ed by retracing the incorrect part of the circuit.,
be changed by entering the erase mode.

The permanent file can only

The user can enter part of his

network. put it in the permanent file ann continue with his circuit. A11
of the up-down compiling is accomplished in the satellite processor ..
Only the needed information for analysis is transmitted to the central
processor.
D.

Other
-----

On-line CAD Svstems

~------

There are a number of other interactive systems..
to OLCA but has provisions for a tolerance analysis ..
formed takes into account the r:1ndom
values within a given tolerance..
designer.

va~iation

9

SCAMP) is
The

sirnil~r

a~alvsis per-

of the circuit p.!lr.'lmeters'

The tolerance can be specifjed by the

15

APPLICATION
PROGRAM

TITAN
DATA
STRUCTURE

PDP-7

DOWN
COMPILER

PER."'ANENT
DISPLAY

FILE

UP

COMPILER

TEHPORARY
DISPLAY
FILE

t------1

FIGURE 5
PIXIE System Data Paths

GRAPHICAL
COMl\1UNICATION
PGH
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M.I.T.'s Project MAC is one of the few on-line utilities that does
not use a peripheral processor~J,!O

All processing and servicing of

the grapl1ics terminal is done by the central processor.

This requires

a high speed link between the graphics terminal and the central processor.

This type of system was found to be unsatisfactory.
The OCTOPUS system developed at LRL (Lawerence Radiation Laboratory)

is one of the largest on-line systems.
as a time-sharing supervisor.

11

It employs two PDP-6 computers

These supervisors switch

progr~s

from

the terminal to a large array of bigger computers. including 2-IBM 7094,

2-CDC 6600, and a CDC 3600.

A design supervisor selects the analysis

program and machine best for the analysis desired.
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III.

UMR'S SYSTEMS ORGANIZATION

The UMR system can be organized into hardware and software components.

The hardware utilized in the system was already existing or was

purchased just prior to the start of the project.

The existing soft-

ware routines were modified so that they would be compatible with the
programs being written.
A.

Hardware
The organization of the system's hardware is shown in Figure 6.

The Advance Remote Display Station (ARDS), model 100A,

12

has a keyboard,

a set of function keys, and a graphic input device (mouse).

The key-

board is standard teletype keyboard except that it has provjsions for
upper and lower case characters.

The function keys are a group of push

buttons numbered from one to eleven and are used to set one of the bits
in the accumulator of the mini-computer.

The mouse, a device similar

to the joy stick or light pencil, 13 is used to manually position the
beam (cusor) at a specific point on the screen.
The satellite processor is a Scientific Control Corporation 650
(SCC 650).

This mini-computer is used locally to draw the circuit dia-

gram on the ARDS and as a buffer since the data rate between the fuqDs
and the

sec

650 is 1200 baud while the data rate between the

sec

650 and

the IBM )60/50 is 110 baud.
The teletype connected to the SCC 650 is a Teletype model ASR

35.

The teletype can be used as an I/O device for all information except
graphic.

The teletype serves as a backup for the ARDS keyboard.

The ARDS INTERFACE allows communication between the SCC 650 and the
ARDS graphic terminal.

The INTERFACE is described in Rhine's thesis.

14

MINICOlVlPUTER

INTERFACE

CENTRAL
PROCESSOR

MULTIPLEXER

MODEM

MODEM

CARD

PRINTER

R~ADER

KEYBOARD

MOUSE

DISK

PUNCH

I

FuNCTION KEYS

CONTROLLER

I

I

PLOTTER

I

FIGURE 6
Organization of System's Hardware
~--~

co
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The dir:i tal

INT~:RFACE rlescr-i.bed in Omohundro • s thesis 1 5 allows

communication between the SCC 650 and the modem..,
System 103A data sets.
si~nal

audio

The modems are Bell

They convert the logic information into an

suitable for transmission over telephone lines.

Informa-

tion is transmitted and received at the rate of 110 baud.
The central processor is an International Business Machine System

360 model 50...

Its peripheral equipment includes an on-line printer, an

off-line plotter, a card reader. a card punch and disk stora[;e.
plotter is a Calcomp .566 Digital Incremental Plotter..

The

The printer is

an IBM model 1403 and is capable of printing 1100 lines per minute..,
The card reader is an IBM model 2501..
model 2314...

The disk storage drives are IBM

The card punch is an IBH model 2540 and is capable of punch-

ing 300 cards per minute..,

The flow of information in the system is pictured in Figure 7.

CIRCUITS is a program written in 650 assembler 1anguage for the
14 16 1
Sec 6 .50 _ ' ' ?

It d raws a plC
. t ure o f th e d eslre
. d Clrcul
.
. t on th e

screen of the ARDS graphic terminal.

CIRCUITS does all the bookkeeping

necessary to alter or add to the circuit..

CIRCUITS stores a de scrip-

tion of the network topology needed to analyze the circuit in the memory
of the

sec 650 . .

The program CTD (Circuit Topology

D~ta)

assembler language for the minj_-computer..

is also written in SCC 650

CTD retrieves the network

topology produced by CIRCUITS and transmits it to the co:r1trol pror.:ram,
GICNA.

Upon completion of the transmission, CTD jumps to a state where

its function is to send and receive information bett.;een the ARDS and
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PERIPHERAL
PROCESSOR

CENTRAL
PROCESSOR

CIRCUITS

CTD

ARDWARE

GICNA

USER

FIGURE 7
Information Flow
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central processor.
ARDWARE is the graphic language.tS,i9

The ARDWARE subroutines,

wr:i.tten in Fortran and Assembler language, handle all code conversion,
mode setting (graphic or alphabetic), and input-output between the ARDS
terminal and the main control program.

The ARDS subroutines are part

of the UMR Library of subroutines.

GICNA (Graphical terminal Input for Computer-aided Network Analysis)
is a group of subroutines which convert the electrical circuit topology
data into the card format acceptable to the analysis program.

The user

communicates with the program on-line to define all circuit parameters
and element values.

The development of GICNA is discussed in the fol-

lowing pages.
The analysis program, LCAP, analyzes the data and produces a
plot20 on the ARDS screen.

The tabular data is stored on disk and may

be retrieved by the user when desired.

22
IV.

A..

DEVri~l DPME~T

SYSTEMS

Languag~

There was a possibility of

thre~

to write the GICNA control system:

different languages to be used

360 Basic Assemb1er L:tnp:uap-e;

Programming Language One (PL/1); ar1d Fortran ..

The )60 Basic Assemh1er

Language was immediately abandoned because of the difficult:v involved
in readibility and transferability ..

PL/1

h~s

more advantages than Fortran because of its character

handling abilities ..

PL/1 can compare, acid, subtract anrl alter a strln:r

of characters with ease.
a character.

Fortran can do 1 i ttle more thaYl rearl and '-trite

Most of the manipulation

tha~

control program would involve characters.
only character input.
acter strings.

would have to be done in the
The analvsis prop-ram accents

The graphic termin3.l also deals only

wj

Therefore, PL/1 appeared to be the language to

th charuse~

However, a major problem developed that forced the control systems
. For t ran. 21
t o b e wr1. tt en 1n
in Fortran and Assembler ..

The graphic

l~nr:uaP:e,

Considerable problems were encountered when

an attempt was made to call subroutines and pass
between Fortran and PL/1.

ARDWARE, was written

char~cter ar~uments

The non-compatibility of the basic

handlin~

structure of the two languages made it impossible to perform the necessary transfer.
Another reason for choosing Fortran is that the analysis programs
are also written in Fortran

8

It is desirable to restrict the overall

system to as few languages as possible so

th~t

persons who work with

the programming would not have to knmv- three different languages.
For these reasons Fortran was chosen as the computer language for
the control program.
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B.

Core Storage Requirements
The large size of the already existinp: analysis proP:ram forced all

possible steps to be taken to minimize core requirements.
taken was in the storage of the card information.
able for 100 cards each 72 characters

lon~~

be the number that would be required for the
be specified..

Storage must be avail-

100 cards was estimated to
lar~est

circuit that could

Normally in Fortran, an integer•4 variable is used to

store character information..
cards this way..

One step

It would require 29K bytes to store these

Experimentation found that a character could also bA

stored in a logical*1 variable ..

This would result in a 75% saving in

core ..
Fortran, however, does not allow the comptring of logical*1 varia.bles..

It will compare integer*4 characters and determine if they are

equale

The logical*1 variable is used in Fortran mainly to store logi-

cal information,.TRUE.orFALSE ••

This problem of comparison was not

solved until an assembler subroutine in ARDWARE was found which would
compare logical*t characters; therefore, all characters in GICNA are
stored as logica.l*1, to conserve core.
C.

Man-Machine Communications
There are four approaches that could be taken to provide a communi-

cation language between man and

machine~

These are:

direct question

and answer; modified question and answer; alphabetic parameter identi22
. parame te r 1. d en t.1 f 1er.
.
f ier; and numer1c

Direct question and answer (DQA) involves asking the user a question
which requires an answer of "yes" or "no" to be typed into the keyboard.
If the answer is "no" the program proceeds to the next question..

If an
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answer of "yes" is received, the program then prints a var:iable name
and waits for the user to type in the information.

DQA requires a

question to be asked for every piece of input information.

In DQA the

questions can be grouped, where one question asks if any of a list of
variables is to be changed.
next group.

A "no" reply causes progression to the

A "yes" reply causes a question to be asked for each vari-

able in the list.

DQA in either form is time consuming on the part of

both the computer and the user.

It also consumes a large amount of

core because the program must contain a Hollerith field for every question that is to be asked.
straight forward.

However, DQA has the

advanta~e

of being

It allows the use of the program without the neces-

sity of reading a lengthy paper on the use of the program.

Figure 8a

lists the general form for the DQA method.
Modified question and answer (MQA) is a variation of DQA.

Instead

of answering the question with "yes" or "no," the user answers with
either "no" or the new value of the variable.

MQA requires less user

response, thus reducing input and user error.

MQA has the same advan-

tages and disadvantages as DQA.

Figure 8b shows some responses for this

method.
The alphabetic parameter identifier (API) gives a listing of all
possible variables.
ated with it.

Each variable has an alphabetic identifier associ-

The user inputs the alphabetic identifier and a value for

the variables that are to be changed.

The identifier is then checked

against a list to see which variable is to be changed.

This method re-

quires less on the part of the user because he only has to input the
variables that he desires to change.
the DQA or MQA method.

Considerable time is saved over

The identifier names chosen are those which
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DO YOU WISH TO CHANGE THE VALUE OF
ANY OF THE RESISTORS?

YES

DO YOU WISH TO CHANGE RESISTOR ONE?

NO

DO YOU WISH TO CHANGE RESISTOR TWO?

YES

RES IS TOR 'IWO=?

J!
(a)

DO YOU WISH TO CHANGE THE VALUE OF
ANY OF THE RES IS TORS?

YES

DO YOU WISH TO CHANGE RESISTOR ONE?

NO

00 YOU

WISH TO CHANGE RESISTOR '!WO?
(b)

THE VARIABLES ARE:

RESISTOR ONE R01
RESISTOR TWO R02

RESISTOR THREE R03
THE VARIABLES TO BE CHANGED ARE?

R02=3K

R03=5K
(c)

THE VARIABLES IDENTIFYING NUMBERS ARE:
RESISTOR ONE 1

RESISTOR 'IWO 2
RESISTOR THREE 3
THE VARIABLES TO BE CHANG ED ARE?

(d)

FIGURE 8
Communication Languages Between Man and Machine
(a) DQA
(b) MQA (c) API (d) NPI
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usually used to represent the variable, R for resistance, V for voltage,
etc.

Figure 8c gives an illustration.
The numeric parameter identifier (NPI) associates a number with

each variable.

NPI requires more effort on the part of the user and

less on the part of the

progr~er,

than API.

number is associated with which variable.

The user must learn what

The programmer need no longer

check a long list of variables because the identifier number specifies
the position of the variable in the list.

A considerable amount of

computer time is saved using this method.

Figure 8d shows some typical

changes.
In the design of GICNA, it was desired that the user not have to
learn a totally new language in order to use the system.

It was also

desired that the user not have to memorize a long list of alphabetic or
numeric parameters.

To meet these requirements, it would appear that

the DQA or MQA approach should be used.
However, the analysis program already required 160K bytes of core
storage.

The program GICNA would be required to store approximately 100

cards each containing 72 characters.

Storage for the program instruc-

tions and other variables would require considerable core.

Including

the storage required for the Hollerith field of the DQA or MQA method
would bring the total core requirement to between 350 and 400 Kbytes.
This large amount of core storage would greatly hinder the scheduling
of the job and the length of time for which the job could be run.
The time required to transmit a Hollerith field from the central
process to the ARDS terminal was also considered.
available can only operate at 110 baud.

The telephone line

The DQA and MQA would also re-

sult in considerable time being consumed answering the questions.
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In choosing which method to use for the man-m;}ch"ine communication,
a compromise was reached.
methods.,

It involved utilizing both DQA and NPI

The DQA method is used in the first pass..

It is possible to

complete an analysis and never have to specify a numeric identifier.
The NPI method is used to make all parameter changes, I/O speci.ficatjons.
and system alterations.
In parts of the program a

combinati~n

of the two methorls is

Using the DQA a question requiring a "yes" or "no" answer is
"no"

~s

the

:r~ply,

th8 program proceeds.

Tf "ves" is the

is made to the NPI method and the prog:ram requests

~

us~d.

ask~d.

r~nlv,

~

If
sh-ift

numeric identifier ..

When the question ARE THEHE CHANGES? is ans,..rered with a "yes." the words
ENTE...R. CHANGE CODE .qppear on the screen..
numeric

identifi~r

The program is requestjnP' a

or code to indicate what changes are to be made ..

T'ne above described method proved to be a benefit to both user and
programmer..

Considerable storap:e and computer time are saved, yet it

is possible for the system to be used 1...ri thout learning a totally new input ]A_nguage"
D..

Component Number

-~E~em

When the topology data from CIRCUITS was converted to card
tion, the circuit identity was lost..

The circuit in Figure 9 is as it

would appear from the CIRCUITS program ..
The standard card input for this circuit 1-s:
B1

N( 1 , 2) • R=

B?

N(0,1),R:::

BJ

N(2,J).R:::
N(O,J),C=
N(1,2),C=

B4

B5

informa~

,S:::
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A comparison of the circuit and the cards shows that it is difficult to identify the circuit elements.

The node numbers have been

changed and can not be used as a reference.
in card B2.

Capacitor,C01, is contained in

Resistor,R01, is contained

B5.

The numbers associated

with the components could not be placed on the cards because the analysis program was not designed to accept them.
Three solutions to this problem were studied.

The first involved

rewriting the program CIRCUITS so that the nodes that were generated
would not have to be changed.

This was determined to involve more work

than it was worth.
The second solution involved limiting the user to only those basic
elements that would not result in node changes.

6

R03

5

W01

The wire, NPN and PNP

4

S01

1

0 -Node
FIGURE 9
CIRCUrrs Network

transistor and the forward and reverse diode could not be used.

The

user would have to input the equivalent circuit for the transistor and
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diode.

This was found to be too large of a limitation on the user and

greatly hindered the drawing of the circuit.
The final solution and the one chosen, involved altering the analysis progrrum to accept the component numbers.

This was found to involve

considerable tracing through the analysis subroutines to determine where
and how the positions were before the equal sign was checked.
this solution was found to be the most satisfactory.
tion now appears as follows:

B1.
B2

B3
B4

B5
E.

N(1,2),R02=
N(0,1),R01=
N(2,3),R03=
N(O,J),C01=
N( 1,2) ,C02=

However.

The card informa,501

Standard Branch
1.

Circuits.

The standard circuit branch refers to the way in

which the circuit analysis program will interpret the input data.
standard branch for this system is shown in Figure 10.

The

The current

direction is assumed to be from the last node to the current node.
While each branch must contain a passive element, the inclusion of an
active element is optional.
Note, no active element may be in a branch without a passive element.

Consult the section on equivalent circuits to see how the tran-

sister and diode are handled.

The battery, sources and element cards

are shown in Figure 11.
GICNA checks the topology data and combines the passive and active
elements that are in series into a branch.

The topology data for
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would result in the cards inform!ltion
N( 8, 9) .RER01~

B6

,EA04=

Node nine in the diagram would be an inaccessible node and could not be
specified in any print or plot statement..
would be 9m

The equivalent node for 10

If the node 10 were specified in a print or plot statement,

the number 9 would be inserted.

If a current source was specified by

the user, the passive element in series with it is not combined into one
branch.

A new resistor is "generated" by the current source ..

CURRENT SOURCE

R, C or L

VOLTAGE
SOURCE

DEPENDENT
CURRENT SOURCE
FIGURE 10
Standard Branch for GICNA
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ELEMENT

BRANCH CARD

R, Cor L

LN

0

B1

N( LN ,CN) ,R R01=

II II

CN
0

B2

N( CN ,LN) ,REB01=

,EB01:-::

!Ill

CN
0

B)

N( LN , CN ) , REA 0 2=

,EA01=

B4

N( LN ,CN), RIS01=

BS

N(LN ,CN) ,RES02=

Battery

LN
0

Reverse Battery

CURRENT SOURCE

VOLTAGE SOURCE

FIGURE 11
Card Format for CIRCUITS' Components

,ESOZ:::
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The circuit
CURRENT SOURCE

SOl

produces the cards

B7

N(8,9),R R01=

BB

N(9,10),RIS01=

,1501::

The standard branch defines the resistor as being in parallel with the
current source.

Any batteries or sources that are not in series with a passive element also "generate•• a resistor.

The circuit

voltaP'e source

~

and

B01

S02

produce the cards

2.

B9

N( 1 0 , 11 ) , RES 02

B10

N(11,12),REB01::

Notation.

B13

In the card

N( 12,13) ,RER04::

the group of five characters, RER04, serve as an identifier for the
user.

The first character, in this case an R, indicates that the type

of passive element in this branch is a resistor.
interpreted by the analysis program8

This character is

The remaining four are ignored.

The second character, E, indicates what type of active element is in
the branch.

A blank in this position means that no active element is

contained in the branch.

This position always contains an E, I. or a
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blank.

The third, fourth, and fifth characters, R04, are the component

number system.

They indicate what generated the passive element.

In

this case the passive element, a resistor, was generated by element R04
of the topology data.
Referring to the last

card~

the second group of characters, EA04,

is the active element identifiers.
preted by the analysis program.

Only the first character is inter-

This character is always an E or an I.

In this case the E indicates that the branch contains a voltage source.
The next three characters are the component numbering system and indicate
what generated the active element in this branch.

J.

Equivalent Circuits.

There are several existing circuit analy-

sis programs which accept transistors and diodes as circuit components;
however, LCAP is not one of these..

An equivalent circuit consisting of

components acceptable to LCAP must be substituted.

The equivalent cir-

cuits which the GICNA will substitute for the NPN and PNP transistcr
are given in Figure 12.

The card information is also given in the

figure.
The equivalent circuit and card information for a forward and reverse diode are shown in Figure

13.

In both cases the source and re-

sistor are combined in one branch according to the standard branch
format.

These equivalent circuits were chosen for their simplicity and

good approximation to the actual component.

F.

CIRCUITS
The program CIRCUITS was written by George Rhinej

octal locations

•o

through

4

and requires

'5277 of the memory of the sec 650 for the

program instructions and variable storage8

The remaining octal
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CN-1

CN-1

CN

CIRCUITS' COMPONENT

EQUIVALENT CIRCUIT

=

Bl

N( CN ,LN), REQ01

B2

N(CN-1, CN),R Q01~
B(1.2),BETA Q01~

T1

.EQ01=

(a) NPN Transistor
CN-1

CN-1

CN

CIRCUITS' COMPONENT

EQUIVALENT

B3
B4
T2

N(LN,CN),REP02=
N(CN,CN-1),R P02=
B(3,4),BETA P02=

CIRCUIT

.EP02=

(b) PNP Transistor
FIGURE 12

Equivalent Circuits for the

Tr~nsistor
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LN

DO!

CN

o---c{>l»---o
CIRCUITS' Component

BS

Equivalent Circuit
N( CN ,LN) ,REDOl:=

,ED01:::

(a) Diode

LN

DOZ

CN

o~----..c:~<J)---o

Equivalent Circuit

CIRCUITS' Component

B6

N(LN ,CN) ,REE02=

,EE02:::

(b) Reverse Diode

FIGURE 13
Equivalent Circuits for the Diodes

)6
locations from •6000 to '7777 are used for the storage of an element
table and node table.

These two tables contain all of the topology in-

formation for the network.
Two changes had to be made to CIRCUITS in order to adapt it for
use with the system.

The first change involved providing for an entry

to the program which would perform the data transmission.

This was ac-

complished by adding the function FJF6 to the list of existing functions.
When the F3F6 is entered a direct jump to CTD is executed.
For each element in the network four locations in memory are used
for the element table.
and number.

The first location contains the element name

The second location was intended to contain a pointer to

the location of the value of the element.

However, the program re-

quired such a large majority of the storage that this idea was abandoned.
The second location is, therefore, not used..

The third and fourth loca-

tions are used to store the NODE! and NODE2 for each element.

NODE! is

the number that was the last node when the element was specified.

NODE2

contains the current node.
The case of the three node device, a transistor, is where the
second change had to be made.
the base node.
nodes were.

Originally both NODE1 and NODE2 contained

This gave no indication of what the emitter or collector

NODE2 was changed to contain the emitter nodeo

The collec-

tor node can be found by subtracting one from the emitter node.

CTD sends the element table to GICNA.

Upon decoding a control C,

CTD transmits the highest node number followed by a control S.
characters for each element are then sent.

Seven

The characters are sent in
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the following order:
number.

element name; element number; NODE1 number: NODE2

For each of the numbers two characters are always sent, with

all numbers between one and nine preceded by a zero.

After every 14

elements, 98 characters, a control S is transmitted.

This clears the

buffer area and prepares for more data.

At the completion of the

transmission a control N followed by a control S is transmitted by CTD.
The control N is decoded as the end of data by GICNA.

CTD then jumps to

a halt state, after which, on an interrupt basis it sends and receives
data.
CTD starts in octal location

1

5300 and ends at approximately

1

1)600 ..

LCAP is a version of ECAP (Electrical Circuit Analysis Program).
a circuit analysis program written for the IBM 360/50 computer. 23,

24 2
• 5

LCAP and ECAP have the same basic subroutines except that several modifications have been made to LCAP's

subroutines~

ECAP permits input only from the card reader and allows output
only to the printer or plotter..
tems I/O devices.

LCAP permits I/O from any of the sys-

LCAP can input data from a file and output data to

the ARDS terminal.
When the system )60 detects the end of the ECAP data, the program
is termi.nated with a system error..

LCAP prevents the operating system

from generating an error, generates an error of its own, and returns
control to the calling main line.
ECAP terminates execution in four different subroutines..

Termina-

tion occurs when an error in the format of the data is found or when the
analysis is complete.

Upon detectton of an error or completion of the
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computation LCAP prevents

termin~tion

and returns control to the calling

main line for correction or hard copy output.

LCAP has also been modified to accept standard branches that have
elements and source with component numbering system.

B1

N(0,1),R01=10,E01=5

would be accepted by LCAP while data subgroup error would be generated

by ECAP.

B1

The same branch in a format acceptable to ECAP would read

N(0,1),R:10,E=5

It should be noted that LCAP will consider a zero a part of a component
number system while the alphabetic charQcter

"0" is considered as

an

initial condition.

is interpreted as a voltage source and a capacitor. while
B2

N(1,2),C01=5E-6,E001:.5

is taken to be a capacitor with an initial condition of five tenths of
a

volt.
LCAP is a system in itselfA

It can run in batch mode on a stand

alone basis or can be linked with another program and run in an on-line
modee
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V.
A..

A USER'S MANUAL

Electrical Connections
The initial procedure in the electrical connection of the G1CNA

system is to apply power to SCC 650 mini-computer and the ARDS terrniThe cable link from the sec 650 is then connected to the CPU 1

nalft

socket on the back of the interface cabinet

8

Also on the back of the

interface cabinet, the plugs from the ARDS, the Data Set, and the Magnetic Tape Deck are connected to the CPU 1 channels.

The lines going

to the ARDS unit and the modem should be checked for proper

connection~

The function keyboard and mouse should be hooked up to the back or the
ARDS.

The ARDS terminal should be in the on-line mode.

should be up full and in the originate mode.
present and plugged into its socket..

The modem

The telephone should be

The toggle switches for the Tape

Deck, ARDS Interface and Digital Link should be turned on..

All neces-

sary equipment is now connected and ready to operate.
B,.

Program Loading

and~~ration

The program GICNA is a load module stored on disk in the colll.pUter
center.

It can be loaded using the GICNA JCL deck.
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This action

should be coordinated with the computer opera tors.
The programs CIRCUITS and CTD

27

can be loaded from magnetic tape

or from paper tape.

The programs are loaded under the name '1001 on

the m2p:netic tape.

If p,1.pe:r tape is used, there are four parts that

need to be loaded.
CIRCUITS'

startin~

location is '100.

The use of this program is

described in Appendix BWhen the circuit to be analyzed is complete, depress

functio~
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keys three and six (F)F6).

The SCC 650 should leave the halt state and

Dial the TWX line at )64-8081.

go into the run mode.

When the line is

answered a high pitched sound can be heard on the phone.

Place the

phone in the cradle of the modem with the cord at the end marked "cord."
The sec 650 should now be in the halt state.

Turn-on the modem.

All

communications with the sec 650 are accomplished from the halt state on
an interrupt basis.
The program GICNA is basically a question and answer program.

A

"yes" reply is indicated by a controlS (CS) and a "no" reply by a control N (CN) followed by a control S (CS).
used to indicate a CN CS series.

Thence forth a CN will be

An error results if a CN or CS is not

received in answer to a question.
All non-question requests must also be terminated by a CN or CS.

The CS is used to indicate two things.
of input character.

One, a CS is decoded as the end

Two, a CS indicates that the informB.tion that was

If the

sent contains no errors.

info~ation

did contain an error then

a CN deletes that information and awaits the correct input.

A

The user is checked at each state of input for possible errors.
list of these errors is given in Table I!I.

When the screen is full the
the screen.

~ords

END PAGE appear at the bottom of

The program waits until the user is ready to continue.

A

CS continues the program.
After the telephone connection has been made, the ARDS bell should
ring four times.

This indicates that the program is ready to start.

CS starts the program.

The first thing to appear on the screen is the

program name and related information.

This is followed by a command

instruction to the user to input a control C (CC).

If a CC is not

A
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supplied, the program issues an instruction looking for a condition
code (see Table IV).

When a CC is entered the CTD program takes con-

trol and transmits the network data to the IBM 360.

A CS should not be

inserted after the CC as the program automatically inserts one.

When

the transmission is complete the sec 650 should return to the halt
state.

The user is now questioned to see if the data is correct.

If

an error occurred during transmission or the phone line was dropped and
the data was not sent, the user can restart at this point.

A "no"

answer to this question causes the program to request a condition code.

c.

Analysis Control
If there are voltage sources or transistors in the circuit. the

user is next questioned concerning them..
IS THIS A VOLTAGE SOURCE?

A "no" answer to the question,

results in a current source being inserted

in the circuit..,

A "yes" reply inserts a voltage source.

to the question

DOES THE USER WANT A BETA WITH

gamma being inserted.

DC,TR, should be inserted.
lo~er

case.

results in a

A "yes" reply places a beta in the circuit.

type of analysis is now requested.

or

?

A "no" reply

The

The two letter abbreviations, AC,

All alphabetic information can be in upper

The progrrum automatically shifts all lower case letters

to upper case.
'ARE THERE ANY COMMENTS!

causes progression.

is the next question.

A "no" reply

A "yes" reply will allow the user to input any com-

ments that are desired.

Sixty-four characters are allowed on each line.

These comments appear at the beginning of the program.

They should in-

clude the user's name, the course number, the program number and related
information.

It is also advisable to provide the numbers of the nodes
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which are to be plotted or

printed~

All node numbers are changed from

those that were in the topology data because of the
to be done.

fo~mating

that has

A list of the equivalent node numbers may be obtained by

specifying the correct condition code.
These

co~nents

are in a group referred to as a ring.

way in which each line is ended is important.
new line to be made available.

(CA)~

A "yes" ending C!iuses a

A "no" ending deletes the current line

and makes a new line available.
made, enter a control A

In a ring the

When all the desired comments have been
The CA ends the ring and progresses to

the next question.
D.

OC Analysis
If a DC analysis was specified, the print specification is the next

information requested.

The form for the print statement is

NV(9), CA(),8,10)
Only NV (node voltages) and CA (element currents) with a specified node
should be used.

The specified nodes give selective print-out which re-

duces the space needed to store the output.
information required for a DC analysis (see
E.

Modifications is the next
Modification)~

AC and TRansient Analysis
If the type of analysis specified was an AC or TR, the next ques-

tion checks to see if a plot is desired.

An answer of "no" advances

the program to the frequency and print-out state..
the program to request the plot label information..
is used to label the output plot.

A "yes" answer causes
Thi.s information

It must include the user's name"

There are thirty-one character positions available.
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If only one plot is required, specify "yes" to the next question,
IS THERE ONE PLOT?

A reply of "no" means that two plots are required.

Two plots, however, are the maximum number that can be specified for
one analysis.
The starting and ending frequency or time step for the plot are
now requested.

These numbers must be in long hand notation.

ber one thousand must be entered as 100 and not 1E3.
ter positions are available.

The num-

Fourteen charac-

A decimal point following the number is

optional.

A request for the plot type symbols will next be displayed.

The

two letter symbols and their meanings are as follows:
NV

Node Voltages

CA

Element Currents

BV

Branch Voltages

z

Branch Voltages/Element Current

All four may be used with an AC plot but only NV and CA may be used
with a TR plot.
The plot nodes are now requested.
ified.

One or two numbers can be spec-

When two numbers are given the ratio of the voltages or currents

are plotted, the two numbers should be separated by a blank.

The form

is

9 or 9 10
It should be noted that the equivalent node for these nodes is used in
the card specificationw

Therefore, a different number appears in the

final specification than is specified here.
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F.

Frequency or Time Step
The AC Frequency or TR Time Step for the printed output is now

requested.

The frequency or time step can be in either long hand nota-

tion (1000) or exponential notation (1E3).

For a plot, the frequency

must also be specified over a range by the range notation

1000(1.5)3E6
The first number indicates the starting frequency.

The middle number

can be calculated to be a specified number of frequency stepsA

The

equation is
M=( L/F') ( 1 /K-1)

where M is the middle number, F is the first numher, L is the last
number. and K is the number of frequency steps..
the ending frequency..

The final

When a plot is specifjed a frequency

Tl 1Jmber

:S_s

r:;r.r:~ ~~.:~r~

responding to the plot frequency range must be specified in thP

modi~

fication statement.
For the TR analysis a request is now made for additional
ca.tionsA

spec1fi~

The form and names are

OUTPUT INTERVAL ::: 1

FINISH TIME

~

INITIAL TIME
The entire word must be specjfied..

10E49

=0

The values shown above are the de-

fault values when the parameter is not specified.
are in a ring..

CS makes a new line available..

line and makes a. new line a.vai1a.hle,.

These specifications

CN deletes the present

CA ends the ring ..

The print specification for AC and TR analysis are the same as for
the DC analysis ..
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G.

Modiftca tions
For AC or OC analysis the next questton asks if there are modifi-

cations to be made.

An answer of "yes" makes column seven available.

An answer of a CA makes column one available.

A "no" causes progression.

Modifications take the form
Modify
Frequency=1000(1.5)3E6
B10

N(0,4),R=10000
Execute

The words Modify and Execute must be present and start in column
Frequency is optional but must start in column seven.

seven~

The branch is op-

tional but the B must be in column one and the N in column

seven~

Modi-

fication statements are in ring fashion and require a CS, CN, CA, line
ending.
H.

Parameters
1.

Identification.

The circuit parameters will appear on the

screen in one of the formats in Figure 14.

In form A the first C indi-

cates that this branch contains a capacj_tor.
means that no source is in this branch.
element from the program CIRCUITS.

The blank following the C

The C01 is the label given this

Its purpose is to serve as an iden-

tifier for the user.
Form B is

a.

branch containing an element and a source.,

C02 and S01

were placed in the same branch in accordance with the standard branch.
The C02 identifies the capacitor C as having existed in the topology
data.

ES01 indicates that the source was in the topology data and that

the user specified it to be a voltage source.
F'orm C shows a source that generated a resistor.

A source cannot
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be in a branch by itself.

Source S02 is in the topology data but the

resistor was added according to the standard branch.
The resistor and voltage source in Form D did not exist in the
topology data but were generated as an equivalent circuit for the diode,
D01.

(See Equivalent Circuits.)

FORM

BRANCH PARAMETERS

A

C COl:::-

B

CEC02:::-

,ES01=

c

RIS02:-::

,ES02-::-

D

RED01=

,ED01:-::

E

REQ01=

,EQ01-::-

R Q01:::
FIGURE 14

Circuit Parameters

Two branches were generated for the equivalent circuit for the
transistor Q01, Form E.

Consult the section on equivalent circuits

for the circuit layout.
When the program CIRCUITS draws a transistor on the screen, it is
labeled with a Q and given a number8

NPN and PNP transistors can be

distinguished by their different symbols.

However, when a transistor

is placed in card format the symbol is not present to distinguish between the two.
type.

Therefore, a different letter is used to indicate each

Refer to Figure

for a PNP.

15.

The Q is used for a NPN while P is used

Note that the identification number is not changed, making
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NETWORK ON

NE'IWORK ON

SCREEN

CARDS

MEANING

Q01

Q01

NPN Transistor

Q02

P02

PNP Transistor

Q03

POJ

PNP Transistor

Q04

Q04

NPN Transistor

BOt

B01

Battery

B02

A02

Reverse Battery

B03

B03

Battery

D01

E01

Reverse Diode

D02

D02

Diode

D03

E03

Reverse Diode

FIGURE 15
Labeling Differences Between CIRCUITS and GICNA

48

it possible to identify the location of the transistor.

The above also

applies to the battery and the diode.
2.

Values.

The value of each parameter can be specified follow-

ing the appearance on the screen of the identification parameter.

The

value can be long hand or exponential notation followed. by a CS.

A CN

deletes the value that was just specified, repeats the identification
parameter, and allows a new specification.

Eight character positions

are allowed for the values.

3. Changes.
DISPLAYED?

If the answer to the question, DO YOU WANT THE CARDS

is "yes," then all the cards will be displayed.

If the

user is not sure what is on all the cards, this will allow him to see
them as they will appear for analysis.

If a card contains an error, the

next question allows him to make the change.
are any changes to be made in the cards.
change code.

The question asks if there

A "yes" reply will ask for the

The change code is a two-part number code.

The first num-

ber indicates in which of the four groups of cards the change is to be
made.

Group One includes all the cards before the first B type card.

Group Two includes all of the B type cards.
the T type cards.
Four.

Group Three includes all of

All of the cards following the T type are in Group

Figure 16 indicates the groups..

The plot specification cards

are in Group One while the modify and print cards are in Group Four.
The second number is the number of the card in the group that is to
be changed.

Referring to Figure 16, the change code

23
results in

B3

N(2,0),RER01=1000

.ES01:5.0
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being displayed and thus made available for

changes~

The change code
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allows a change to be made in the frequency card.

After the card to

be changed has appeared on the screent the exclamation mark(!)
to space over to the column which is to be changed.
then made..

1s

usea

The change is

The exclamation mark is the only character which is ignored ..

All other characters are placed on the card in the position in which
they are

entered~

Any information that needs to be deleted should be

If the value of a resistor is 10000 and the user wants

blanked over.

to change it to 3E6, then two zeros must be blanked out or 3E600 will
result.

,ES01::::5.,0

N(2,0),RER01::::10000

CARD

B3

CHANGE

t ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! 3E6

NEW CARD

B3

N(2,0),RER01::::3E6

,ESOl=5. 0

CARD

GROli_~

c
ONE

c

c

MIDDEN, LEO
AC ANALYSIS

'IWO

FOUR

Bl

N(0,1), L L01=5E-4

B2

N( 1 ,2) ,C

B3

N(2,0),RER01:::1000

COt:::~ OS

FREQUENCY::::1000
PRINT,NV(2)
EX

FIGURE 16
Card Information

,ES01:::5.,0
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Ending a line with a CS makes the next card available for changes,.
A CN makes the card preceding the present one available.
the program to the change code position.
change codes.

A CA returns

Table V lists some other

Change code 71 advances the program.

DOES THE USER WISH ANALYSISi
"yes" reply performs the analysis.
condition code state.

is the next question asked,.

A

A "no" reply returns control to the

This provision allows the user to abort the anay-

sis if a major problem has developed or if he has accidentally arrived
at this state by an incorrect code.

1.

Auto-Save Facility.

Before the analysis is performed, the

auto-save facility comes on,.

The auto-save facility is a provision

which allows the user to temporarily save a plot or other data which
appears on the screen.
be recalled by the user.
ity is on.

This information is stored by the page and can
A Header appears on the screen when the facil-

It consists of four boxes, labeled THIS PAGE, NEXT PAGE,

LAST PAGE, and RETURN.

The page control mode is entered by ending a

page with a control E, pointing the cursor to one of the boxes, pressing set point on the mouse, and entering a control S.

In this way the

user can move forward (NEXT PAGE), backward (LAST PAGE) or redisplay
the present page (THIS PAGE).

Once the page control mode has been en-

tered the RETURN box must be indicated to return control to the main
program.

The auto-save facility is turned on before each analysis,.

The facility saves the card data and the plot(s)..

If desired, the user

can turn the facility on or off by using the proper condition code*
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2..

Plot.

screen.

If a plot was specified, it will next appear

If the plot is not displayed, an error occurred.

error causes the error message to be displayed.

the

on

A major

The conditjon code for

changes is then entered, the corrections are made and the analysis is
repeated.

If a minor error occurred, the condition code for tabular

data should be entered.

After the corrections have been made, the

analysis can be attempted again.
When the plot is finished, the condition code for changes can be
entered.

This allows the user to specify alteration in the circuit

parameters and request another analysis.

Hard copy output can be ob-

tained after each plot by specifying the correct condition code.
The program can be ended by specifying the exit condition code.
The word TERMINATE will be displayed.

A CA must be entered, followed

by a CS.

The word TERMINATE 1 appears and another CA CS must be

entered.

The program is then terminated.

J.

Messages and Codes
Table III is a list of the error messages generated by the program

GICNA.

After each error is a probable cause and the course of action

that should be taken.
The condition code is the main control section of the program.
is divided into three parts:

input, output, and alterations.

It

These

codes are listed in Table IV.
Table V contains the specification codes used to change the state
of the system.

These codes allow changes to be made in the parameters

and the parameter values.
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TABLE III
ERROR MESSAGES

ERROR #
1

CAUSE and AC'fiON
Co11version

Error

2

Opt~or:

D0es

Not Exist
Maximum Length
Exceeded

All numbers are received as characters. Th~y ::t r-e then converter! to
a nwnber.. 1/Jhen Uri~-: cnnv':'rS..; r,;r,
was a ttempte0. a nn;.-n'.lT!'le'l"'j'"' ~.,...,
rlr·V~~-~-Prl..
Try thA input ~.r-air;.
A

code number ~as specified.
Consult the code tah}~~ .1.r,~ thf~n
specify the col"rect ~orle.

wron~

A maximum of eight characters -is
permitted i. n the v;;lue field of

the first identifier parameter
on each card~ UsA exponential
notation to express the va]ue.

Maximum Length
Exceeded

Row Does Not
Exist

6

Node Does
Not Exist

7

Zero Node

More

inforrr.~tion ltlas

specified than

can be placed on one card.. If
possible use t\o.To cards, otherw-1. se
limit the inform:1tion.
The number of the row that was

specified in a change code was
greater than the totaJ number of
rows in that ~roup. Ch~ck to hA
sure that the right row number
was specified.. Check to be sure
th~t the correct ~roup number was
specified.

A node for a plot or print statement
is larger than the highest node in
the circuit. Or the node specified
is the node bet~een an element and
a source in a standard branch~
Specify a different node.
This error occurs only with input
condition code three. The last
name specified had a 7,ero in the
first node. Most likely, a new
line was indicated but no input
was entered. No action needs to
be taken.,
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TABLE III (Continued)

8

Maximum Number
of C~rds
Exceeded

9

Label Length
Exceeded

The plot label informR.ti.on has ex-

10

Wrong Answer

An answer of yes or no was not specified in reply to a question; or
a needed operation could not be
performed. Repeat the input ~iv
ing the correct reply.

11

Wrong File
Information

The inform:.:~tion cor.tained on the
file did not match the VRriables
into which it was read. For
example, the topology data was
read into the card variables.
NOTE, the system is in an indeterminate state. The total system must be initialized before
proceedin~.
Try again, specifyin~
the correct marker code.

12

Error On
Unit 12

An error developed when informR.tion
was read from the tabular data
storage disk. Or a punch was attempted before an analysis was
performed. Tr~{ again to obtR in
the information. If the error reoccurs, repeat the analysis.

13

Hard-copy
Analysis
Error

A major error was found in the card
data when a hard copy plot was
specified. Rerun the analysis
and produce a soft copy of the
output.. Then check all of the
tabular data for possible formating errors.

14

Error On
Unit 14

An error developed on a read from
the file that contained the desired information. Initialize
the total system and try again.

The maximum number of cards for one
of the four groups w~s exceeded.
A maximum of 15 for group one, 50
for group two, 20 for group three,
and 15 for group four are allowed.
The network is too big for use
with this system~ Reduce the circuit size or run in batch mode.
ceeded 31 characters~ Shorten the
information and respecify.
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TABLE III (Continued)

15

Error On
Unit 15

An error developed when thA card
punch wa.s specified. Go throu~h
the change code again. Specify
no the questions ARE THERE CHANGES
and DO YOU WISH ANALYSIS~ Then
retry the punch ..

TABLE IV

CONDITION CODES
CODE #

Er~FECT

A..

INPUT CODES

1

Input from
CTD

The circuit topology data 1s to come
from the program CTD and CIRCUITS ..
The name, number and two nodes are
sent for each element~ If CTD
does not complete its transmission
and the program appears to be in a
loop, insert a CN CS.. The program
should check to see if the data is
sent. Specify an answer of no.

2

Card Format

The circuit is to be specified by
card format.. The plot~ print,. and
modify information is first requested and placed in the proper
position on the cards~ The group
code can then be entered~ Group
code 1 and 4 make column one of a
card available. Group ecce 2 and
3 make column seven available and
autom,!]tically place the proper B
or T and the row number in the
first columns.. These cards are in
ring fashion. Group code 5 displays all the cards on the screen~
Group code 6 returns control to
the main line ..

Topology Data

The input is in the form th~t is
generated by the program CIRCUITS~
Seven characters for each element
must be typed-in. The elements are
in ring fashion~

F'orrn
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TABLE IV (Continued)

4

Card Format
from File

The cards are loaded from a file.
The cards were placed on file by
a previous run or through the card
reader by the program LCI (Lost
Card Information). The data is
stored under a marker code. An
error is generated if the file
does not contain card information.

5

Topology Data
from File

The topology data is loaded from
file. The information was placed
here by a previous run~ A marker
code is required. An error is
generated if the file does not
contain topology data.

6-10

Error

These codes are not used at the
present time. An error messa~e
results if they are specified.

B.

OUTPUT CODES

11

Tabular Data
Displayed on
ARDS

The information that was generated
by the analysis program is displayed on the ARDS screen. The
error message is displayed if an
error occurred. If no error occurred, the tabular output is
displayed.

12

Tabular Data
on Printer

The sa.me informR tion that was placed
on the ARDS under code 11 is now
printed on the printer ..

13

Punch Cards

The card information for the last
circuit that was analyzed is
punched on IBM cards.

14

Card
Information
on File

The card information for the circuit
presently in core is permanently
stored on file. A marker code
between one and eight is required.
This marker code is also needed to
retrieve the information.*

*The same file is used for codes 14 and 15. Therefore, care
should be taken that the informRtion stored is not under the same marker
code. Also the information that was previously in the file under the
specified marker code is destroyed.
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TABLE IV (Continued)

15

Topology Data
on F'ile

The topolo~y data is stored perm~n
ently on file. A marker code between one and eight is required.*

16

Topology Data
on Printer

The topology data and a list of the
equivalent nodes is printed on
the printer,.

17

Equivalent
Nodes on ARDS

A list of the equivalent nodes that
was generated for the circuit is

displayed on the ARDS screen,.
A list of the topology data and the
branch in which the element was
placed is displayed on the ArtDS
screen ..

18

Topology Data
on ARDS

19

Card
Information
on ARDS

The card information for the circuit is displayed on the ARDS
screen ..

20

Hard Copy

A hard copy of the result of the
analysis is produced. If a plot
was specified, it is plotted on
the plotter,. The tabular data
is printed on the printer.

C"'

Alteration

21

Initialization

The system is initialized. This
code should be entered before a
totally new circuit is spAcified.
This code is automaticallv initiated when the system is first
started.

22

Partial
Initialization

This pq~tt~1 in1ti~1iz~tinn can be
specifiorl after i_y,pu~ C0ndit1on
code 5. Tt !ill m~ s a 11 of the card
information to be produced .1r:1in.
If t~is code is not specified, it
is assumed that the card information alre.::tdy exists in the system,.

*The same file is used for codes 14 and 15" Therefore, ~are
should be taken that the information stored is not under the same marker
code,. Also the information that was previously in the file under the
specified marker code is destroyed.
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TABLE IV (Continued)

23

Start
Processing

After the circuit has been loaded by
one of the input codes, this code
starts the processing of the information.

24

Change Code

This code places the program in the
change code state.

25

Set Plot

The plot indicator is set to one~
This is automatically done when a
plot is specified in the Analvsis
Control section. It need only be
specified when a plot is added to
an existing circuit.

26

Auto Save
Off

The auto save facility is turned
off.

27

Auto Save
On

The auto save facilitv is turned
on.

28

Restart

29

Error

This code is not used.

30

Exit

This code is the program exit com~
mand. Ending states are generated and the pro~ram ends.

The program is restarted. The program name and heading informR.tion
is displ~yed. The system is initialized.

58
TABLE V
CHANGE CODES

---

CODE

EXPLANATION

1N

Group 1 and row N of the card info!"mation is made available.

2N

Group 2 and row N of the caro infermation is made availA.bl.e ..

JN

Group 3 and rovr N of the card information is made available ..

4N

Group 4 and row N of the card infermation is made available.

51

The card information is
the ARDS screen~

61

Input condition code 2 is called.
This allows cards to be added to
the circuit ..

71

The equivalent nodes for the cir-

91

The ch~n~e code state is ended and
the program precedes to the :tnalvsis.

displ~yed

on

cuit are displayed on the ARDS
screen.
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APPENDIX A

A USER'S FLOW CHART
FOR GICNA

MECHANICAL
CONNECTION

ALL QUESTIONS
AND INPUT

REQUIRE A YES
( CS) OR NO( CN)

ENDING. END
PAGE REQUIRES
_A cs

NOTE:

@::::>

CS,

CONTROL S

~ CN, CONTROL N

@>

CC, CONTROL C

6)

VOLTAGE
SOURCE
INSERTED

CURRENT
SOURCE
INSERTED

FORMATING
OF
TOPOLOGY
INFORMATION

BETA
INSERTED

GAMrvfA
INSERTED
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HIGH LEVEL
ERRORS

CIRCUIT

ANALYSIS

NO
ERRORS

LOW LEVEL
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HARD COPY
OF RESULTS

70

ALTERATIONS

INITIALIZE
SYSTEM

PARTIAL
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INPUT
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CHANGE
CODE

PLOT
SET

AUTO SAVE

OFF
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AUTO SAVE

ON

HEADING
AND
RESTART

ERROR
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APPENDIX B

A USER'S GUIDE FOR RHINE'S CIRCUITS
A.

Circuit Specifications
CIRCUITS is a program which allows the user to interactively draw

a circuit schematic on the ARDS graphics terminal.

The program also

constructs a dictionary of the elements and connections.

This

ary allows the circuit to be redrawn when the user desires..

diction~

The

dic-

tionary also contains all of the circuit topology data necessary to
analyze the circuit ..
A device referred to as a mouse is used to indicate the
of the nodes on the screen.

loccttio~

The middle button on the mouse (set point)

sends the point location to the program..

The set of function keys is

used to indicate what element or action is desired by the user..

A list

of the functions and their description is given in part C of this section.,

The element figures which appear as a result of these function

keys are given in Table VI.
The current node is the node that was last specified precedinr thR
current node.

When node #1 is entered,

jt

is the current node ..

When

node #2 :is entered, it becomes the current node and node #1 becomes the
last node.

All elements are placed between the last node and the current

node.,
The maximum allmrJ'abl e schema tic that CIRCUITS can produce cont,g.ins
24 nodes..

A maximum of four elements can he connected to each node.,

The program CIRCUITS can be loaded from paper or magnetic tape,
There are three parts in absolute format that need to be loaded from
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TABLE VI.
STANDARD ELEMENTS F'OR CIRCUITS

ELEMENT

NODE

RESISTOR
CAPACITOR
INDUCTOR

WIRE
RIGHT/DOWN DIODE
LEFT /UP DIODE

SOURCE
BATTERY

MINUS BATTERY

PNP TRANSISTOR

NPN TRANSISTOR

* Table

taken from Rhine's thesis.

*
SYI'4BOL

*
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paper tape.

A direct jump to the start of the absolute loader is exe-

cuted at the end of each tape..

Therefore, the run button need only be

lifted and depressed to load the next part.
program is stored under the name '1001.

On magnetic tape the total

It can be loaded using the mag-

netic tape loader program.

The starting location for the program is '100. The program should
go into the halt sta.te and place a dotted line across the bottom of the

ARDS screen.

The circuit should not be drawn below this line. because

this area is used for error messages..

All specifications are done on

an interrupt basis from the halt mode.

B.

Example Program
The following iS taken entirely from Rhine's thesis.
This next section will present the steps necessary
to draw a circuit on the ARDS.. Figure 17 ~~ill be used
as a typical circuit that a user may wish to construct
for study.
The fil"st step that is taken is to initialize the
program by entering function number 11 (F 11) through
the function keyboard.. This will erase the screen and
draw a dot ted line across the lower portion of the
screen. The user should refrain from entering into this
area since error messages will be displayed here,.
Using the mouse and the middle button (set point),
the user would now point to the locat:i.on on the screen
where node #1 should appear. Since most analysis programs consider the lowest numbered node to be GROUND.
this node should be entered first. Next FlO is entered
and the terminal will respond with the symbol for a
node and its number on the screen. Next the user points
to the location of node 12 and enters this via t..~e
mouse and function keys. Now entering F9, the terminal
will respond with the symbol for a signal source between
nodes one and two.. Next node #3 is entered, :1nd then F1
is entered specifying a resistor. A resistor will then
be drawn from node two to three. Notice that only one
new node was entered; the element is always drawn from
the last node to the current node.. After drawing the
resistor 11 node 13 will become the last node. This same
process continues until R2 and B1 have been drawn ..
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FIGURE 17
An Example Circuit
for CIRCUITS

13
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At this point, node #5 is the last node and we
wish to draw a wire to node one. By pointing the mouse
to node one and entering F14, node one is redefined as
the current node but no output is generated. After
entering F5, a wire will be drawn between node one and
node 5. Using F14 again, node three is redefined as
the current node and then the user enters node six and
resistor #3. Redefining node three again, the user
enters F13 and a NPN transistor is drawn on the screen
and two new nodes are created, node seven at the collector, and node eight at the emitter. Node eight is
also the current node after the transistor is drawn.
Entering node nine and F1 will draw a resistor from the
emitter to node nine. Redefining node four and entering F5 will draw W2.
In order to create node ten at the intersection
of two grid lines from node six and node seven, the
user should first redefine node six and then redefine
node seven. Now, if F15 is entered, a node will be
created horizontally from the first redefined node
(node six) and vertically from the last redefined node
(node seven). If F5 is entered, W3 will be drawn.
The rest of the elements a~d nodes can now be drawn in
a similar manner.
As an example of the deletion capabilities_ assume
that when the diode was drawn F4 had been entered instead of F3. This would have resulted in a diode
pointing to the left. To correct this. nodes seven
and eleven are both redefined and F16 is entered. This
will delete the diode from the dictionary but not the
screen. To see the circuit without the element enter
F23. Now redefining nodes seven and eleven and entering
F3 will cause the proper diode to be drawn.
It is advisable to periodically dump on paper tape, F1F9, the part
of the circuit that has already been drawn.
loss of the circuit that is stored in

A machine error can cause

memory~

can save considerable time if the error occurs.

The paper tape back-up
F1F8 reloads and re-

draws the circuit.
The complete circuit should also be dumped on paper tape.

With

the paper tape the circuit can be reproduced relatively easy at some
future time.
pro~ram,

If an error occurs in communication with the analysis

the paper tape makes it simple to reload the circuit.
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C.

Function Keys
A list of the function keys is given in Table VII.

keys for the elements are self-explanatory.

The function

The following is taken

from Rhine's thesis and explains the use of the special function
keys.
The first of these is RESTART.. This function will
erase the screen. initiate the program and dictionary,. and
allow the user to begin drawinp; the circuit diagram.
REDRAW will redraw the circuit on the screen from the
dictionary
DELETE ELEMENT will delete the element between the last node and current norle from the dictionary.
It will automa.tically resequence all e]ements w:i th the
same name and a higher number. DELETE NODE will delete
the current node from the dicti.onarv if there are no elements connected to it8 Also, ~11 nodes higher than the
deleted one will be resequenced. REDEP~INE will redeftne
the referenced node as the current node without displaying the node symbol or changing the dict-ionary entry ..
SAVE will punch the dictiona.ry description on paper tape
so that it may be used at a later time.. LOAD will read
a paper tape produced by the SAVE function and construct
a dictionary for that circuit.. The circuit will then
be drawn on the screen and the user may add to it.
modify it, or call for an ana.lysis.. CORNER -will place
a node on the screen at the intersection of two grid
lines extending horizontally from the last node and vertically from the current node~ ATTENTION will stop
all processing and return control to the user. This is
particularly useful when an error has been noticed durin1?:
a REDRAW sequence.
&

D.

Errq_!._J1e~sages

for CIRCUITS

Table VIII is a list of error

CIRCUITS.

messa~es

produced by the program

In order to return to normal operation, it is important

to follow the action stated.

TABlE VII.*

LIST OF FUNCTION FOR CIRCUITS
FUNCTION

* Table

DESCRIPTION

FO

Attention

Fl

Resistor

F2
F3

Capacitor

F4

Left/Down Diode

FS

Wire

F6
F7
F8
F9

Inductor

Right/Up Diode

Battery
Minus Battery
Source

F10

Node

F11

Restart

F1F2
F1F3

Transistor-PNP

F1F4

Redefine

F1F5
F1F6
F1F7
F1F8
F1F9
F2F3

Corner Point

F3F6

CTD

taken from Rhine's thesis.

Transistor-NPN

Delete Element
Delete Node
Load Circuit
Save Circuit
Redraw
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If the ASR 35 teletype bell sounds, the function indicated was not
complete.

This can occur in the case of REDEFINE, DELETE

DELETE NODE.

EL~~ENT,

and

When the ARDS bell sounds, the function is completed.

attempting to redefine a

node~

In

the user rnay find it necessary to try

several times before the correct coordinates are sent.
If the program appears to be stuck in a loop or does not function
properly,

t~

the ATTENTION function.

If at some point the user is not

sure of the state of the circuit, specify a REDRAW.
state of the circuit in the dictionary.

This shows the

If the program seems to be

functioning improperly, redefine a node other than the current or last
node.

Then redefine the last node and then the current node.

An error

could cause the program to lose the coordinates of the current and last
node.

TABLE VITI.
Error Messages for CIRCUITS

LETTER
CODE

MESSAGE

UN

Undefined
Function

The function specified does not
exist. Check the function table
for the correct code and retry.

SI

Point Too
Close

The distance between the last node
and the current node is not sufficient to draw an element.
DELETE EL~~NT must be specified~
Then DELETE NODE to delete the
current node can be entered.
Move the point farther away and
try again.

ACTION
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IP

Incorrect
Point

The last node and current node are
not on a horizontal or vertical
grid line. The first step is to
delete the element, F!F6. Next,
delete the current node, F1F7.
Then specify a current node which
lies on a grid line with the last
node ..

IC

Illegal
Character

An illegal character was found.
Execute FO and try again.

CF

Changed
Function

If a node was specified by the function keys and no point was defined
by the mouse, when a second function is specified this warning
results. Continue in a normal
manner ..

RS

Redraw
Specification

A non-recoverable error occurred in
the node or element table pointer.
Restart the program. If necessary
reload the program.

IR

Illegal
Reference

An attempt was made to reference or
delete a node or element that is
not properly defined. Define
properly and repeat.

DS

Deletion
Specification

An attempt was made to delete a
node that had an element connect
to it. First delete the element
and then the node.

CN

Count
Exceeded

DF

Dictionary
Full

A total of four elements may be connected to one node. When the
fifth is attempted this error resultso An F1F6 must be executed
before proceeding. This deletes
the element that was to be added.
Proceed in a normal manner.

The storage space for the circuit
information is full. No more input is accepted. The size of the
circuit must be reduced.

